About Me

Friday, August 15, 2008


Going through the HiDRA general architecture again with multiple processors - slaves and masters. Shares memory blocks are divided into two - half is used or slave passing data to the master and the other half for master passing data to the slave.

CRAL instructions. These are concurrent reactive functions with 4 pseudo instructions.

Composed and transmitted from my iPod Touch